Form PTO 1449 Atty. Docket No. Serial No.: & TRABE (Rev. 2-32) U.S. Department of Commerce IMPJ-0004 10/681,577 Patent and Trademark Office Applicant: Christopher J. Diorio et al. Information Disclosure Statement by Applicant Filed: October 7, 2003 Group: 2816 (Use several sheets if necessary) **U.S. Patent Documents** Init. Document No. Date Name Class Subclass Filing Date 2002/0089440 7/11/2002 Kranz et al. Α В 3,958,236 5/18/1976 Kelly $\overline{\mathbf{c}}$ Weedon 4,163,947 8/7/1979 D 4,914,440 4/3/1990 Ramet 5,029,063 7/2/1991 36 E Lingstaedt 60 32 F 5,099,156 3/24/1992 Delbruck G 5,243,347 9/7/1993 Jackson et al. H 5,332,997 7/26/1994 Dingwall et al. I 5,376,935 12/27/1994 Seligson 341 136 J 5,553,030 9/3/1996 Tedrow et al. 365 276 K 5,608,400 3/4/1997 Pellon · 341 L 5,666,118 9/9/1997 Gersbach M 5,710,563 1/20/1998 Vu et al. N 5,790,060 8/4/1998 Tesch 0 5,825,317 10/20/1998 Anderson et al. **Foreign Documents** Translation Init. Document No. Date Country Class Subclass Yes No Other Documents (Including Author, Title, Date, Pertinent Pages, etc.) Bastos, et al., "A 12-bit Intrinsic Accuracy High-Speed CMOS DAC", IEEE Journal of Solid-State Circuits, Vol. 33, No. 12, December 1998, pp. 1959-1969. Bugeja, et al., "A Self-Trimming 14-b 100-MS/s CMOS DAC", IEEE Journal of Solid-State Circuits, Vol. 35, No. 12, December 2000, pp. 1841-1852. Bugeja, et al., "A 14-b, 100-MS/s CMOS DAC Designed for Spectral Performance", IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, December 1999, pp. 1719-1732. Diorio, et al., "A High-Resolution Non-Volatile Analog Memory Cell", IEEE, 1995, pp. 2233-2236. S Diorio, "A p-Channel MOS Synapse Transistor with Self-Convergent Memory Writes", IEEE Transaction On Electron Devices, Vol. 47, No. 2, pp. 464-472, February 2000. U SGS-Thomson Microelectronics, "An Overview of the Serial Digital Interface", 1994, pp. 1-28. Examiner Date Considered. Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if

not in conformance and not considered. Include a copy of this form with the next communication to applicant.

١

JAN 2 1 2005 14

Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office				Atty. Do	ocket No. 004	B C	Serial No.: 10/681,577				
					Applicant: Christopher J. Diorio et al.						
Information Disclosure Statement by Applicant (Use several sheets if necessary)					Filed: October 7, 2003 Group: 2816						
		(Ose several sing			<u> </u>	<u></u>					
Injt.				U.S. Patent Docume	ents	Class	Subclass	Filin	Filing Date		
Will	v	5,841,384	11/24/1998	Herman et al.		391	138	/			
	w	5,870,044	2/9/1999	Dell'ova et al.		391	120	-			
-	X	5,870,048	2/9/1999	Kuo et al.		341	11/3				
	Y	5,914,894	6/22/1999	Diorio et al.		365	- 180	·03			
+	Z	5,917,440	6/29/1999	Khoury		341	100	3			
+	AA	5,952,946	9/14/1999	Kramer et al.		391	137				
\dashv	AB	5,955,980	9/21/1999	Hanna ·		341	120				
+	AC	5,982,313	11/9/1999	Brooks et al.		341	143				
	AD	5,982,315	11/9/1999	Bazarjani et al.		341	143				
	AE	6,118,398	9/12/2000	Fisher et al.		341	148				
\dashv	AF	6,130,632	10/10/2000	Opris		341	121	2 -			
-	AG	6,137,431	10/24/2000	Lee et al.		341	161	/ 			
	AH	6,169,503	1/2/2001	Wong		341	136	- -			
-H	ΑÍ	6,172,631	1/9/2001	Tsai et al.		341		3 .			
-	AJ	6,191,715	2/20/2001	Fowers		341	120				
٧	AK	6,266,362	7/24/2001	Tuttle et al.		375	141				
				Foreign Documen	ts						
	T		T			Las			anslation		
Init.		Document No.	Date	Country		Class	Subclass	Yes	No		
		Other De	 	ding Author, Title,	Date, Per	inent Page	s, etc.)	<u> </u>	1		
AL Tille, et al., "A 1.8-V MOSFET-Only Σ Δ Modulator Using Substrate Biased Depletion-Mode MOS Capacitors in Series Compensation", IEEE, Journal of Solid-State Circuits, Vol. 36, No. 7, July 2001, pp. 1041-1046.											
IH.	AM Tsividis, et al., "Continuous-Time MOSFET-C Filters in VLSI", IEEE Transactions on Circuits and Systems, Vol. CAS-33, No. 2, February 1986, pp. 125-140.							stems,			
AN Van der Plas, et al., "A 14-bit Instrinsic Accuracy Q ² Random Walk CMOS DAC", IEEE Journal of Solid-State								lid-State			
ALL											
Alla	AO	Vittoz, "Dynamic A	Analog Techniqu	ies", Design of MOS	VLSI Circ	uits for Tel	ecommunicat	ions, 1985,	pp. 145-		
HIM	AP Vittoz, "Dynamic Analog Techniques", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 4, 1994, pp. 97-124.							ns and			
HA AQ		Vittoz, "Continuous-Time Filters", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 6, 1994, pp. 177-211.									
Exami	ner 7						onsidered 6/04/2005				
Exami	ner: Ini	tial if citation conside	red, whether or	not citation is in conf	ormance w	ith MPEP	509; Draw lin	e through c	tation if		
		nance and not consider									

JAN 2 1 2005

(Rev. 2-32) U.S. Department of commerce Patent and Trademark Office					Atty. Docket No. IMPJ-0004			Serial No.: 10/681,577				
Information Disclosure Statement by Applicant						Applicant: Christopher J. Diorio et al.						
(Use several sheets if necessary)					<i>y</i>)	Filed: October 7, 2003 Group: 2816						
					U.S. Patent Docume	ents						
Init. Document No		Document No.	Date	Name		Class		Subclass	Filin	g Date		
A	7	AR	6,317,066	11/13/2001	Chiang		341		144			
1		AS	6,373,417	4/16/2002	Melanson		341		143		· · · ·	
		AT	6,373,418	4/16/2002	Abbey	··	341		143			
	Π	AU	6,424,279	7/23/2002	Kim et al.		34	1	143		_ _	
	П	AV	6,496,128	12/17/2002	Wiesbauer et al.		341		143	7		
П		AW	6,522,275	2/18/2003	May		341	1	143			
П		AX	6,570,518	5/27/2003	Riley et al.		34		143			
文		AY	6,573,853	6/3/2003	Mulder		34	1	155	_		
	一				İ							
								$\neg \dagger$				
				•							-	
									· .			
	T											
							1					
			•	•	Foreign Documen	ts	<u> </u>				· · · · · · · · · · · · · · · · · · ·	
					1 0 1 0 1 gar 20 0 u mon					Tr	anslation	
Init.			Document No.	Date	Country		Class	Sul	oclass	Yes	No	
						<u>-</u>						
											1	
		/	Other D	ocuments (Incl	uding Author, Title,	Date, Per	tinent Page	es, et	c.)			
1/2	20	AZ	Vittoz, "Analog-Digital Conversion Techniques for Telecommunications Applications", Design of Analog- Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 9, 1994, pp. 289-315.									
	1/	BA Vittoz, "Delta-Sigma Data Converters", Design of Analog-Digital VLSI Circuits for Telecommunications and							ns and			
W	10	Signal Processing, Chapter 10, 1994, pp. 317-339.										
		<u> </u>										
		<u> </u>										
-		-		•								
Examiner HA:									· · · · · · · · · · · · · · · · · · ·			
Ev	amin	er: Ini	tial if citation consider	red whether or	not citation is in conf	ormance "	ith MDED	600. I	Draw like	through	tation if	
					py of this form with						MUUUI II	